

**MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	25	Vdc
Drain-Gate Voltage	$V_{DG}$	30	Vdc
Gate-Source Voltage*	$V_{GS}$	30	Vdc
Drain Current	$I_D$	30	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	300 1.7	mW mW/°C
Junction Temperature Range	$T_J$	175	°C
Storage Temperature Range	$T_{stg}$	65 to +175	°C

\* Threshold potentials of  $\pm 75$  Volt will not cause gate-oxide failure.


**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
<b>OFF CHARACTERISTICS</b>					
Drain-Source Breakdown Voltage ( $I_D = 10 \mu\text{A}$ , $V_{GS} = 0$ )	$V_{DS(BR)}$	25	—	Vdc	
Zero-Gate-Voltage Drain Current ( $V_{GS} = 10 \text{ V}$ , $V_{DS} = 0$ ) $T_A = 25^\circ\text{C}$ $T_A = 150^\circ\text{C}$	$I_{DSS}$	—	10 10	nAde $\mu\text{Ade}$	
Gate Reverse Current ( $V_{GS} = \pm 15 \text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GRS}$	—	$\pm 10$	$\mu\text{Ade}$	
<b>ON CHARACTERISTICS</b>					
Gate Threshold Voltage ( $V_{DS} = 10 \text{ V}$ , $I_D = 10 \mu\text{A}$ )	$V_{GS(Th)}$	1.0	5	Vdc	
Drain-Source On-Voltage ( $I_D = 2.0 \text{ mA}$ , $V_{GS} = 10 \text{ V}$ )	$V_{DS(on)}$	—	1.0	V	
On-State Drain Current ( $V_{GS} = 10 \text{ V}$ , $V_{DS} = 10 \text{ V}$ )	$I_{D(on)}$	3.0	—	mAde	
<b>SMALL-SIGNAL CHARACTERISTICS</b>					
Forward Transfer Admittance ( $V_{DS} = 10 \text{ V}$ , $I_D = 2.0 \text{ mA}$ , $f = 1.0 \text{ kHz}$ )	$ y_{fs} $	1000	—	$\mu\text{mho}$	
Input Capacitance ( $V_{DS} = 10 \text{ V}$ , $V_{GS} = 0$ , $f = 140 \text{ kHz}$ )	$C_{iss}$	—	5.0	$\mu\text{F}$	
Reverse Transfer Capacitance ( $V_{DS} = 0$ , $V_{GS} = 0$ , $f = 140 \text{ kHz}$ )	$C_{rss}$	—	1.3	$\mu\text{F}$	
Drain-Substrate Capacitance ( $V_{DS(St)} = 10 \text{ V}$ , $f = 140 \text{ kHz}$ )	$C_{D(St)}$	—	3.0	$\mu\text{F}$	
Drain-Source Resistance ( $V_{GS} = 10 \text{ V}$ , $I_D = 0$ , $f = 1.0 \text{ kHz}$ )	$r_{DS(on)}$	—	300	ohms	
<b>SWITCHING CHARACTERISTICS</b>					
Turn-On Delay (Fig. 5)	$I_D = 2.0 \text{ mAde}$ , $V_{DS} = 10 \text{ Vdc}$ , ( $V_{GS} = 10 \text{ Vdc}$ ) (See Figure 9; Times Circuit Determined)	$t_{D1}$	—	45	ns
Rise Time (Fig. 6)		$t_r$	—	65	ns
Turn-Off Delay (Fig. 7)		$t_{D2}$	—	60	ns
Full Time (Fig. 8)		$t_f$	—	100	ns

Figure 5.39 2N4351 Motorola n-channel enhancement-type MOSFET.

as  $V_{GS(Th)}$  and has a range of 1 to 5 V dc, depending on the unit employed. Rather than provide a range of  $k$  in Eq. (5.13), a typical level of  $I_{D(on)}$  (3 mA in this case) is specified at a particular level of  $V_{GS(on)}$  (10 V for the specified  $I_D$  level). In other words, when  $V_{GS} = 10 \text{ V}$ ,  $I_D = 3 \text{ mA}$ . The given levels of  $V_{GS(Th)}$ ,  $I_{D(on)}$ , and  $V_{GS(on)}$  permit a determination of  $k$  from Eq. (5.14) and a writing of the general equation for the transfer characteristics. The handling requirements of MOSFETs are reviewed in Section 5.9.

**EXAMPLE 5.4**

Using the data provided on the specification sheet of Fig. 5.39 and an average threshold voltage of  $V_{GS(Th)} = 3$  V, determine:

- (a) The resulting value of  $k$  for the MOSFET.  
 (b) The transfer characteristics.

**Solution**

$$\begin{aligned} \text{(a) Eq. (5.14): } k &= \frac{I_{D(on)}}{(V_{GS(on)} - V_{GS(Th)})^2} \\ &= \frac{3 \text{ mA}}{(10 \text{ V} - 3 \text{ V})^2} = \frac{3 \text{ mA}}{(7 \text{ V})^2} = \frac{3 \times 10^{-3}}{49} \text{ A/V}^2 \\ &= \mathbf{0.061 \times 10^{-3} \text{ A/V}^2} \end{aligned}$$

$$\begin{aligned} \text{(b) Eq. (5.13): } I_D &= k(V_{GS} - V_T)^2 \\ &= 0.061 \times 10^{-3}(V_{GS} - 3 \text{ V})^2 \end{aligned}$$

For  $V_{GS} = 5$  V,

$$\begin{aligned} I_D &= 0.061 \times 10^{-3}(5 \text{ V} - 3 \text{ V})^2 = 0.061 \times 10^{-3}(2)^2 \\ &= 0.061 \times 10^{-3}(4) = 0.244 \text{ mA} \end{aligned}$$

For  $V_{GS} = 8, 10, 12,$  and  $14$  V,  $I_D$  will be 1.525, 3 (as defined), 4.94, and 7.38 mA, respectively. The transfer characteristics are sketched in Fig. 5.40.




Figure 5.40 Solution to Example 5.4.

## 5.9 MOSFET HANDLING

The thin  $\text{SiO}_2$  layer between the gate and channel of MOSFETs has the positive effect of providing a high-input-impedance characteristic for the device, but because of its extremely thin layer, it introduces a concern for its handling that was not present for the BJT or JFET transistors. There is often sufficient accumulation of static charge (that we pick up from our surroundings) to establish a potential difference across the thin layer that can break down the layer and establish conduction through it. It is therefore imperative that we leave the shorting (or conduction) shipping foil (or ring)