# 2N4351 CASE 20-03, STYLE 2 TO-72 (TO-206AF) J Ensir Gaze MOSFET SWITCHING N-CHANNEL - ENHANCEMENT

## MAXIMUM RATINGS

Rating	Symbol	Value	Enit	
Drain-Source Voltage	Vos	25	Vdc	
Drain-Gate Voltage	V <sub>DG</sub>	30	Vdc	
Gute-Source Voltage*	V <sub>GS</sub>	30	Vdc	
Drain Current	10	30	mAdc	
Total Device Dissipation (i) T <sub>A</sub> = 25°C Desate above 25°C	Po	300 1.7	mW/C	
Junction Temperature Range	T <sub>j</sub>	175	*C	
Storage Temperature Range	Total	65 to +175	°C	

\* Transeni posessials of ± 75 Volt will not cause gate-coole follow

ELECTRICAL CHARACTERISTICS (T, =	25°C unless other	ewise noted.)
----------------------------------	-------------------	---------------

	Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERIST	ICS				
Drain-Source Breakdown (I <sub>D</sub> = 10 μA, V <sub>GS</sub> = 0		V <sub>(Nat)CHX</sub>	25		Vdc
Zero-Gate-Voltage Drain Current (V <sub>DS</sub> = 10 V, V <sub>DS</sub> = 0) T <sub>A</sub> = 25°C T <sub>A</sub> = 150°C		t <sub>ons</sub>	5	10 10	nAda μAda
Gate Reverse Current (V <sub>OS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0)		T <sub>C25</sub>	-	# 10	pAda
ON CHARACTERISTIC	CS .				
Gate Threshold Voltage (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 10	μΑ)	V <sub>(is(D))</sub>	1.0	3	Véc
Drain-Source On-Voltage $(T_B = 2.0 \text{ mA}, V_{GS} = 10V)$		V <sub>DSizes</sub>	-	1.0	V
On-State Drain Current (V <sub>OS</sub> = 10 V, V <sub>ES</sub> = 10 V)		i <sub>Orional</sub>	3.0		mAd
SMALL-SIGNAL CHAI	RACTERISTICS				
Forward Transfer Admitta (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 2.0		ly <sub>ts</sub>	1000	=	amh
Input Capacitance (V <sub>DS</sub> = 10 V, V <sub>CS</sub> = 0, f = 140 kHz)		Cinn	-	5.0	1 <sub>0</sub>
Reverse Transfer Capacitance $(V_{DE} = 0, V_{GE} = 0, f = 140 \text{ kHz})$		Cm	-	1.3	pF
Drain-Substrate Capacitance (V <sub>DSMB</sub> = 10 V, f = 140 kHz)		Casses	-	5.0	pF
Drain-Source Resistance (V <sub>OS</sub> = 10 V, I <sub>D</sub> = 0, f = 1.0 kHz)		Tácia)	30	300	olima
SWITCHING CHARAC	TERISTICS				
Turn-On Delay (Fig. 5)	40004	La	-	45	28
Rise Time (Fig. 6)	I <sub>D</sub> = 2.0 mAdc, V <sub>D6</sub> = 10 Vdc,	t <sub>r</sub>	-	65	86
Turn-Off Delay (Fig. 7)	(V <sub>GR</sub> = 10 Vdc) (See Figure 9; Times Circuit Determined)	L <sub>C</sub>	-	60	this
Full Time (Fig. 8)		t <sub>e</sub>	100	100	- 89

Figure 5.39 2N4351 Motorola n-channel enhancement-type MOSFET.

as  $V_{GS({
m Th})}$  and has a range of 1 to 5 V dc, depending on the unit employed. Rather than provide a range of k in Eq. (5.13), a typical level of  $I_{D({
m on})}$  (3 mA in this case) is specified at a particular level of  $V_{GS({
m on})}$  (10 V for the specified  $I_D$  level). In other words, when  $V_{GS}=10$  V,  $I_D=3$  mA. The given levels of  $V_{GS({
m Th})}$ ,  $I_{D({
m on})}$ , and  $V_{GS({
m on})}$  permit a determination of k from Eq. (5.14) and a writing of the general equation for the transfer characteristics. The handling requirements of MOSFETs are reviewed in Section 5.9.

# EXAMPLE 5.4

Using the data provided on the specification sheet of Fig. 5.39 and an average threshold voltage of  $V_{GS(Th)} = 3 \text{ V}$ , determine:

- (a) The resulting value of k for the MOSFET.
- (b) The transfer characteristics.

### Solution

(a) Eq. (5.14): 
$$k = \frac{I_{D(\text{on})}}{(V_{GS(\text{on})} - V_{GS(\text{Th})})^2}$$
$$= \frac{3 \text{ mA}}{(10 \text{ V} - 3 \text{ V})^2} = \frac{3 \text{ mA}}{(7 \text{ V})^2} = \frac{3 \times 10^{-3}}{49} \text{ A/V}^2$$
$$= 0.061 \times 10^{-3} \text{ A/V}^2$$

(b) Eq. (5.13): 
$$I_D = k(V_{GS} - V_T)^2$$
  
= 0.061 × 10<sup>-3</sup> $(V_{GS} - 3 \text{ V})^2$ 

For  $V_{GS} = 5 \text{ V}$ ,

$$I_D = 0.061 \times 10^{-3} (5 \text{ V} - 3 \text{ V})^2 = 0.061 \times 10^{-3} (2)^2$$
  
=  $0.061 \times 10^{-3} (4) = 0.244 \text{ mA}$ 

For  $V_{GS} = 8$ , 10, 12, and 14 V,  $I_D$  will be 1.525, 3 (as defined), 4.94, and 7.38 mA, respectively. The transfer characteristics are sketched in Fig. 5.40.




Figure 5.40 Solution to Example 5.4.

# 5.9 MOSFET HANDLING

The thin SiO<sub>2</sub> layer between the gate and channel of MOSFETs has the positive effect of providing a high-input-impedance characteristic for the device, but because of its extremely thin layer, it introduces a concern for its handling that was not present for the BJT or JFET transistors. There is often sufficient accumulation of static charge (that we pick up from our surroundings) to establish a potential difference across the thin layer that can break down the layer and establish conduction through it. It is therefore imperative that we leave the shorting (or conduction) shipping foil (or ring)